Himalayas Remote / WFH Kreatif & Desain

Lead ASIC DFT Engineer

SAPSOL Technologies Inc.

United States Lương không công bố Posted Sun, Jul 26, 2026
Location United States
Salary Lương không công bố
Job Type · Remote
Country Amerika Serikat

Job Description

Full details about the role and requirements

Yukerja Summary

The Lead ASIC DFT Engineer role at SAPSOL Technologies Inc. is curated from Himalayas (category Kreatif & Desain). This role is marked as remote — check timezone and location requirements on the official listing. Yukerja.com is not the employer — applications are handled on the official source site.

We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues.

The ideal candidate will have strong hands-on expertise in DFT fundamentals, fault models, test coverage, diagnosis, and debug, as well as the ability to evaluate and adopt emerging DFT methodologies and architecture schemes to improve robustness, quality, and yield

Requirements

Required Skills & Qualifications

  • Strong hands-on experience in ASIC DFT with end-to-end ownership.
  • Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts.
  • Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug.
  • Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools.
  • Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis.
  • Experience with MBIST implementation and verification; SMS experience preferred.
  • Experience with scan architecture and scan chain stitching; Tessent/SSN experience preferred.
  • Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and physical design implementation.
  • Proven post-silicon debug and silicon bring-up experience.
  • Exposure to large SoC designs, hierarchical DFT flows, and multi-domain integration challenges.
  • Strong communication skills and the ability to work independently with minimal ramp-up.

Originally posted on Himalayas

Disclaimer: Yukerja.com is a job aggregator, not an employer. This listing is aggregated from Himalayas. Applications are processed on the official company or source site. We are not responsible for listing accuracy.

Tips for Applying to Lead ASIC DFT Engineer

  1. Read the full description and ensure your skills match before applying to SAPSOL Technologies Inc..
  2. Tailor your CV and cover letter to keywords in the job description — especially for Kreatif & Desain roles.
  3. Click Apply Now to go to Himalayas. The hiring process is entirely on the source site.
  4. Prepare an updated portfolio or LinkedIn profile if required during screening.
  5. Beware of payment requests — legitimate jobs do not charge application fees.

Related articles: CV ATS · Career Blog & Tips